2_Finite State Machines,Interfacing lectureA

CENG 563 Real-Time and Embedded System DesignLecture 3-A 1 Finite State Machines Asst. Prof. Tolga Ayav, Ph.D. Department of Computer Engineering İzmir Institute of Technology z0>. . and z0 is an initial state. x1. (Z x X → Y)  is an output function.. xm}. transitions). yn}...  is a next-state function (i. İzmir Institute of Technology Real-Time and Embedded System Design .e. Y... <Z.. . mapping states and inputs to states.. X. . An FSM is a 6-tuple.. Y is a set of outputs {y0. . zl}. X is a set of inputs {x0. mapping current states to outputs (Z → Y).Finite State Machines Finite state machines (FSMs) are powerful design elements used to implement algorithms in hardware. y1.. . z1. where: Z is a set of states {z0. Moore and Mealy FSMs İzmir Institute of Technology Real-Time and Embedded System Design .  : (Z → Y) İzmir Institute of Technology Real-Time and Embedded System Design .FSM Model: Moore Outputs depends on states. FSM Model: Mealy Outputs depends on states and inputs.  : (X x Z → Y) İzmir Institute of Technology Real-Time and Embedded System Design . vn}.. x1. v1.. . ⧫ X is a set of inputs {x0. where: ⧫ Z is a set of states {z0. ⧫ V is a set of variables {v0. transitions). (Z x X → Y) ⧫  is an output function. and ⧫ z0 is an initial state. . mapping current states to outputs (Z → Y). xm}. two new features would be helpful: more complex data types (such as integers or floating point numbers). .. X. . V. Y.. mapping states and inputs to states..e. zl}. ⧫  is a next-state function (i. when we must deal with data. İzmir Institute of Technology Real-Time and Embedded System Design ... However. z1. . An FSMD is a 7-tuple. ⧫ Y is a set of outputs {y0. This model is sufficient for purely control systems that do not input or output data. yn}. y1.FSMD (Finite-state machines with datapaths) When using an FSM for embedded system design. the inputs and outputs represent boolean data types..... . and the functions therefore represent boolean functions with boolean operations. z0>. and variables to store data.. <Z. but also the values of all variables and  includes arithmetic operations.  also includes variable updates. the complete system state consists not only of the current state. not only boolean operations.FSMD (Finite-state machines with datapaths)  Various data types are allowed (like the ones in a typical programming language) During execution of the model.    İzmir Institute of Technology Real-Time and Embedded System Design . ensure that exiting transition conditions are exclusive (no two conditions could be true simultaneously) and complete (one of the conditions is true at any time). 3. list the possible transitions. 2. giving each a descriptive name. List all possible states. list the associated actions 5. Declare all variables. with associated conditions. For each state and/or transition. to other states. 4.Describing a system as a state machine 1. İzmir Institute of Technology Real-Time and Embedded System Design . For each state. For each state. State Machine in C Design a Simple Seat Belt Controller: The controller's job is to turn on a buzzer if a person sits in a seat and does not fasten the seat belt within a fixed amount of time. The output is the buzzer seat 1: person sat down 0: no person belt 1: seat belt fastened 0: not fastened timer 1: expired 0: not expired İzmir Institute of Technology Seat belt controller timer_on buzzer Real-Time and Embedded System Design . and a timer that goes off when the required time interval has elapsed. This system has three inputs and one output. The inputs are a sensor for the seat to know when a person has sat down. a seat belt sensor that tells when the belt is fastened. State Diagram for the Seat Belt Controller İzmir Institute of Technology Real-Time and Embedded System Design . else if(timer) state=BUZZER. break. } Real-Time and Embedded System Design . break. break. case SEATED: if(belt) state=BELTED. } } State diagram void main() { while(1) FSM(). else if(!seat) state=IDLE. timer_on=1.} break. else if(!belt) state=SEATED.C Code: #define #define #define #define IDLE 0 SEATED 1 BELTED 2 BUZZER 3 İzmir Institute of Technology void FSM() { switch(state) { case IDLE: if(seat) {state=SEATED. case BUZZER: if(belt) state=BELTED. case BELTED: if(!seat) state=IDLE. cruise controller etc. Seatbelt controller. (a) three-state example without hierarchy. This requires many transitions in the diagram. assume that any state goes to a newly defined state when a pust button is pressed.Adding Hierarchy/Concurrency:HCFSM In the seatbelt controller example. must be run in concurrency. İzmir Institute of Technology Real-Time and Embedded System Design . (c) concurrency. (b) same example with hierarchy. as well as including the hierarchy and concurrency extensions of HCFSM.Program State Machine (PSM) The program-state machine (PSM) model extends state machines to allow use of sequential program code to define a state’s actions (including extensions for complex data types and variables). İzmir Institute of Technology Real-Time and Embedded System Design . SD. K} etc. Write a C program implementing this FSMD. Write a C program running this FSMD and the seatbelt controller FSM concurrently.Assignment 2 1. Construct an FSMD model of automobile cruise controller. V={SA.) and draw the diagram. İzmir Institute of Technology Real-Time and Embedded System Design . 3. G. 2. Define the sets of FSMD (For example. Documents Similar To 2_Finite State Machines,Interfacing lectureASkip carouselcarousel previouscarousel nextqa_c67-674146Excel Upload to VoucherUT Dallas Syllabus for cs4384.002 05s taught by Nancy Van Ness (nancyvn)Automata Theory Questions and AnswersA Structural Approach to Operational SemanticsParallel Prefix ComputationMaterial on Fsm DesignMinimize DfaTheory of Computation NotesIntroduction State MachineImplementation of Anomaly Detection Using Data Mining Techniquecd0306Lecture-1.Theory-of-automata .Introduction & Theory of Formal languages.pdfSjIwMTM5OA==FSM [Autosaved]Upgrade of SAP PI 2015.pptxSATHYAM16929Computer Application Test for Ix 2012TIB-141002 Bootloading Webpage Bin File_SM3x Instructions Iss1TimeCenter Class Registration and Scheduling Software Offers 20% Holiday Discountfortigate_vm-system-guide-40-mr2.pdfmicaela galindo resumeCompiler Lab Manual.pdfSmartSchool ICT Product Descriptionlesson 1 - week 3Instructions for Haryana State NTSE(stage-1) 2016.Dansk.txtOctober 2015 workshop and laboratorySkrivare För Smartphone.20140726.140606vhdlFooter MenuBack To TopAboutAbout ScribdPressOur blogJoin our team!Contact UsJoin todayInvite FriendsGiftsSupportHelp / FAQAccessibilityPurchase helpAdChoicesPublishersLegalTermsPrivacyCopyrightSocial MediaCopyright © 2018 Scribd Inc. .Browse Books.Site Directory.Site Language: English中文EspañolالعربيةPortuguês日本語DeutschFrançaisTurkceРусский языкTiếng việtJęzyk polskiBahasa indonesiaMaster your semester with Scribd & The New York TimesSpecial offer for students: Only $4.99/month.Master your semester with Scribd & The New York TimesRead Free for 30 DaysCancel anytime.Read Free for 30 DaysYou're Reading a Free PreviewDownloadClose DialogAre you sure?This action might not be possible to undo. Are you sure you want to continue?CANCELOK